MOVABLE SHELVES -- QA76 .I56
Rapid# -4508349
Computer.

University of Arizona

ATTN: SUBMITTED: 2011-06-14 04:46:00
PHONE: (520) 621-6438 PRINTED: 2011-06-14 10:35:37
FAX: (520) 621-4619 REQUEST NO.: REG-10154233
E-MAIL: SENT VIA: Rapid ILL

<table>
<thead>
<tr>
<th>REG</th>
<th>Regular</th>
<th>Journal</th>
</tr>
</thead>
<tbody>
<tr>
<td>TITLE:</td>
<td>Computer.</td>
<td></td>
</tr>
<tr>
<td>VOLUME/ISSUE/PAGES:</td>
<td>28/6 100-103</td>
<td></td>
</tr>
<tr>
<td>DATE:</td>
<td>1995</td>
<td></td>
</tr>
<tr>
<td>AUTHOR OF ARTICLE:</td>
<td>Stephanie White, Jerzy Rozenblit, Bonnie Melhart</td>
<td></td>
</tr>
<tr>
<td>TITLE OF ARTICLE:</td>
<td>Engineering of Computer-Based Systems: Current Status and Technical Activities</td>
<td></td>
</tr>
<tr>
<td>ISSN:</td>
<td>0018-9162</td>
<td></td>
</tr>
<tr>
<td>CALL NUMBER:</td>
<td>QA76 .I56</td>
<td></td>
</tr>
<tr>
<td>DELIVERY:</td>
<td>Ariel: 129.82.20.195</td>
<td></td>
</tr>
<tr>
<td>REPLY:</td>
<td>Mail:</td>
<td></td>
</tr>
</tbody>
</table>

This document contains 4 pages. This is NOT an invoice.

Loans are 10 Weeks Use, No Renewals
Engineering of Computer-Based Systems: Current Status and Technical Activities

Stephanie White, Northrop-Grumman and ECBS TC Chair
Jerzy Rozenblit, University of Arizona
Bonnie Melhart, Texas Christian University

Computer-based systems affect virtually everything we do. Typical systems that are computer based include telephone and communications, process control and manufacturing automation, space travel, transportation (automotive, train, aircraft, and air traffic control), command and control, medical instruments, and large or distributed database systems.

Specifically, computer-based systems (CBSs) are those whose behavior is, to a substantial degree, determined or controlled by computers. CBSs tend to be complex, often consisting of many networked, geographically distributed subsystems, and each subsystem may itself be a multi-computer system. A CBS is software, hardware, and frequently communication intensive, and its functional, performance, and reliability requirements mandate tightly integrated information processing and physical behavior.

Interdisciplinary approach

The integration of information technologies dramatically increases the interactions among physical components and processes, generates complex dynamics, and creates component interdependencies unknown in earlier systems. Although development processes for the individual components exist, they remain largely fragmented. Thus, we need a system-level discipline and interdisciplinary engineering specialty—engineering of computer-based systems (ECBS)—that addresses the qualities and challenges of CBSs.

Such interdisciplinary engineering specialties have long existed for other domains—for example, aeronautical, marine, and chemical engineering—but not for CBS. ECBS encompasses many facets: CBS modeling, requirements specification, simulation, architectures, communications, safety, security, reliability engineering, software, hardware, human-computer interfacing, CBS integration, verification and testing, and project management. ECBS takes a holistic approach, addressing these system-development issues and the necessary trade-offs. It aims to integrate systems engineering of CBS with the detailed design and realization of engineering fields such as software, hardware, or co-design into a complete engineering discipline.

ECBS TC formed

The IEEE Computer Society’s Technical Committee (TC) on ECBS was officially chartered last November. The mission of our new committee is to

- serve as a forum for the exchange of ideas and for the collection and dissemination of knowledge among interested practitioners, researchers, and students;
- facilitate and encourage research in the field;
- establish a framework for ECBS professional and academic education and training; and
- promote the ECBS discipline.

The ECBS TC promotes this emerging discipline through technical meetings, workshops, conferences, publications, and activities of the various working groups established as part of our organization. In particular, the International Symposium and Workshop on Systems Engineering of Computer-Based Systems was held in Tucson, Arizona, March 6-9, 1995. Sponsored by IEEE and the University of Arizona, the meeting was attended by researchers and practitioners from 13 countries, representing private industry, government organizations and contractors, and academic institutions. More than 50 refereed papers were presented in parallel sessions organized along major ECBS themes.

Conference themes

Domain analysis and model reusability was a common theme in many presentations. The focus was on developing families of related computer-based results related systems. The papers overviewed existing domain-modeling paradigms and systems, described techniques for developing reusability requirements, and discussed product design with reusable components.

Participants in the systems engineering, design, and analysis track strongly advocated object-oriented techniques for developing ECBS structural, functional, and dynamic models. They presented design techniques and architectures to capture design process models and to support embedded-systems development. Tools and techniques for requirements capture (legacy systems) and specification were discussed. The use of highly structured techniques was demonstrated on a comprehensive example of a groundwater analysis system. Knowledge-based concepts were shown to support intelligent requirements elicitation, and a formal axiomatic approach to specify VLSI requirements was demonstrated.

The contributions to the ECBS process and models track had a distinct systems-theory-inspired flavor, one that advocates a hierarchical, modular approach to design and development. Several papers discussed the formal underpinnings of the ECBS process. Others reported initial, exploratory studies of heterogeneous systems development.

New to our community were the contributions in hard-
ware/software codesign and electronic design automation (EDA). The codesign papers focused on partitioning, system evaluation, and computer-aided design for the design of heterogeneous systems that comprise software and hardware components. The techniques discussed in this session included abstract systems specifications, fuzzy-logic-based design concepts, and the use of concurrent engineering techniques for codesign environments development. The major EDA issues discussed at the meeting were a clustering approach to delay minimization, a cache architecture for a multiview memory model, and a new VHDL-based, interfacing object-oriented language for signal processor developers.

**Working group reports**

Working group meetings were held during the Tucson conference. Some working groups have held detailed discussions at other meetings over the past few years, while others are in formative stages. Such roundtable discussions have resulted in identification of problems and progress toward solutions. Progress in three areas—process and information modeling, standards, and research—is summarized below.

**Process Working Group.** The Process WG reviewed and modified draft behavior models of the ECBS process and draft information models for process steps. The group adopted a basic, draft ECBS process model that repeats a single seven-step core process. The core process is applied twice—first to the context and then to define the subject system—at each tier of decomposition. The tiers include domain analysis, concept analysis, system analysis, and subsystem analysis, down to specification of hardware, software, and operator tasks. What changes at each tier is the subject matter to which the core process is applied. At each tier, a rigorous set of requirements and a near-optimal architecture emerge and an implementation plan is produced. (Process WG information contributed by David Oliver.)

**Standards Working Group.** Although just formed at the Tucson meeting, the Standards WG came to agreement concerning its ECBS charge: to be the ombudsman for the ECBS TC in the standards community, to promote best ECBS practice in related standards, and to employ the model-based approach that is evolving in ECBS as a basis for standardization. The group specifically identified three major action items: (1) work towards describing the new IEEE P1220 standard (Application and Management of the Systems Engineering Process) in terms of the ECBS process and information models, (2) identify existing and planned architecture-related standards that should be taken into account by the Architecture WG, and (3) interact with the Case Study WG in promoting case studies that demonstrate the applicability of the ECBS model-based approach. (Information contributed by Harold Lawson.)

**Research Working Group.** This WG took on responsibilities to establish the core of ECBS research and clearly discriminate it from work done by systems and software engineering practitioners. The WG’s function is to identify research agendas and new paradigms, to act as a conduit between industry and the ECBS community, and to develop a plan for establishing collaborative, funded ECBS projects. Discussions at this meeting resulted in a list of many ECBS research areas. The list will be refined and used as a guide for encouraging future endeavors by practitioners and researchers.

**JOINING THE ECBS TC**

We invite your participation in shaping this emerging discipline. As an ECBS TC member, you will enjoy working with an active group of enthusiastic professionals. New know-how will be available to you for use in your daily engineering efforts, and for education and training activities, through formal conference contributions, small group discussions, and newsletters.

**Working groups.** These groups are an excellent way to participate. Choose one in which you are interested, and contact one of the chairs listed below.

- **Architecture WG:** Hugo Simpson (hugo.simpson@def.bae.co.uk) and Wilhelm Rossak (rossak@pluto.njit.edu)
- **Case Studies WG:** Gerhard Schweizer (mvoss@ira.uka.de)
- **Information and Process Models WG:** Dave Oliver (oliverdv@crd.ge.com) and Ken Jackson (100420.2624@compuserve.com)
- **Education and Training WG:** Jonah Lavi (lavi@math.tau.ac.il) and Bill McCumber (mccumber@lls.loral.com)
- **Forensics WG:** Darren Dalcher (dalcher@vax.sbu.ac.uk)
- **Reengineering WG:** Mark Wilson (mlwilso@relay.nswc.navy.mil) and Gil Meyers (gmyers@code413.nosc.mil)
- **Research WG:** Jerzy Rozenblit (j@ece.arizona.edu) and Bernhard Thome (bernhard.thome@zfe.siemens.de)
- **Standards WG:** Harold Lawson (bud@damek.kth.se)
- **Systems Evaluation WG:** Perry Alexander (perry.alexander@uc.edu)
- **Tools WG:** Janos Sztipanovits (sztipaj@vuse.vanderbilt.edu)

**TC mailing/e-mail lists.** If you want to be included in the ECBS TC hard-copy mailing list, contact Elliot Chikofsky (e.chikofsky@computer.org). To add your name to the ECBS e-mail bulletin board, send a message to ecbs-request@riogrande.cs.tcu.edu. There is no fee for TC or working group membership and newsletters.

**References.** For more information on current ECBS practice and ongoing work, refer to these recent publications:


**June 1995**
# A Symposium on High-Performance Chips

## HOT Chips VII

**Stanford, California**  
**August 13-15, 1995**

**Stanford University — Memorial Auditorium**

Attend HOT Chips VII, a symposium on high-performance chips, which will bring together researchers and developers of chips used to construct high-performance workstations and systems. Enjoy the informal format offering technical interaction with speakers. The first six HOT Chips Symposiums were huge successes and prompted articles in special issues of *IEEE Micro* magazine. HOT Chips VII will again bring you the latest developments in chip technology.

**Sunday, August 13 — Tutorials, Luncheon, Wine & Cheese Reception**

<table>
<thead>
<tr>
<th>Morning Tutorial</th>
<th>Custom Parts for Graphics? by Frank Crow, Interval Research</th>
</tr>
</thead>
<tbody>
<tr>
<td>Afternoon Tutorial</td>
<td>The X86, From Soup to Nuts by John H. Wharton, Applications Research</td>
</tr>
<tr>
<td></td>
<td>Wine and Cheese Reception for all conference attendees</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Monday, August 14</th>
<th>Tuesday, August 15</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Welcome &amp; Opening Remarks</strong></td>
<td><strong>MPEG</strong></td>
</tr>
<tr>
<td><strong>Embedded Processors</strong></td>
<td><em>A Two-Chip Realtime MPEG2 Video Encoder with Wide Range Estimation, NTT</em></td>
</tr>
<tr>
<td>• The First Superscalar 29K Family Member, AMD</td>
<td><em>VLSI Architecture of the I-Frame Encoder for the MPEG-2 Video Compression, IBM</em></td>
</tr>
<tr>
<td>• The Elentari Integrated x86 Processor: Architecture and Performance, National Semiconductor</td>
<td><em>A Scenic View, S3</em></td>
</tr>
<tr>
<td>• Superscalar MIPS-II Microprocessor for Core-Based ASIC, LSI Logic</td>
<td><strong>Graphics and Compression</strong></td>
</tr>
<tr>
<td><strong>Keynote Speaker</strong></td>
<td><em>3D Graphics Processor Chip Set, Fujitsu</em></td>
</tr>
<tr>
<td>Gordon Moore, Chairman of Intel Corporation</td>
<td><em>A Single Chip VideoCD with HI-FI Audio for Consumer Applications, Integrated Information Technology</em></td>
</tr>
<tr>
<td><strong>x86 Processors</strong></td>
<td><em>Highly Reliable and Low-CPB IBMLZ1 Compression Algorithm and Technology for Storage Controller, IBM</em></td>
</tr>
<tr>
<td>• The Impact of Dynamic Execution Techniques on the Data Path of the P6 Processor, Intel</td>
<td><strong>Parallel and Vector Processing</strong></td>
</tr>
<tr>
<td>• The AMD K5 Processor, Advanced Micro Devices</td>
<td><em>Breakthroughs in Parallelizing Compilers and their Architectural Implications, Stanford University</em></td>
</tr>
<tr>
<td>• Building a Better Beast: Native vs. RISC-Like vs. VLIW Implementations of x86 Processors, Cyrix</td>
<td><em>Scylla: A Memory Controller with Integrated Protocol Engines for Distributed Shared Memory Support, Sun Microsystems</em></td>
</tr>
<tr>
<td><strong>SPARC Processors</strong></td>
<td><em>The T0 Vector Microprocessor, UC Berkeley</em></td>
</tr>
<tr>
<td>• Performance Evaluation of the Superscalar, Speculative Execution HaL SPARC64 Processor, HaL Computer Systems</td>
<td><em>A 150MHz Superscalar RISC Processor with Pseudo Vector Processing Feature, Hitachi Ltd. and University of Tsukuba</em></td>
</tr>
<tr>
<td>• SPARC64+: HaL’s Second Generation 64-bit SPARC Processor, HaL Computer Systems</td>
<td><strong>RISC</strong></td>
</tr>
<tr>
<td>• UltraSPARC-I: A 64-bit Superscalar Processor with Multi-Media Support, Sun Microsystems</td>
<td><em>Balancing Data and Instruction Paths with Execution Engine Requirements in the 64-bit PA-6000, Hewlett Packard</em></td>
</tr>
<tr>
<td><strong>Monday Evening Buffet Dinner</strong></td>
<td><em>The First PowerPC PDA Microprocessor, Motorola</em></td>
</tr>
<tr>
<td><strong>Evening Panel Session</strong></td>
<td><em>A New Incarnation of the 32-bit PowerPC RISC Microprocessor, Somerset PowerPC Design Center, Motorola and IBM</em></td>
</tr>
<tr>
<td>Will the x86 Architecture Eat the World?</td>
<td><em>The MIPS T5 Microprocessor, Silicon Graphics</em></td>
</tr>
</tbody>
</table>

---

Check the World Wide Web for Program Updates:  
[https://dice.scu.edu/HotChips](https://dice.scu.edu/HotChips) OR [http://www.hot.org/hotchips](http://www.hot.org/hotchips)
HOT Chips VII Registration Form

Name ____________________________
Organization ______________________
Dept./Mail Stop ____________________
Mailing Address ____________________
City/State/Zip ______________________
Country ___________________________

Area Code/Phone# ___________________
Membership: IEEE/CS [ ] ACM [ ] Student [ ] None [ ]
Society Membership Number: ___________________

Students must supply a copy of their Student ID.
Payment Method: Check [ ] VISA [ ] MasterCard [ ]

Check to be drawn in U.S. dollars, on a U.S. bank, payable to HOT Chips Symposium.

Total Amount Paid $ ______

Cardholder Name ____________________
Credit Card # _______________________
Expiry Date _________________________
Signature __________________________

Do NOT put me on the Hot Chips Mailing List [ ]

General Housing Information:
Housing Information Requested [ ]

Housing is available at numerous local motels and hotels.
Stanford University Dormitory Housing is available for the fee of $40 per night, single; $50 per night double. You can book Stanford housing directly with the university by calling: 415 725-1429. Or, you can book Stanford housing with HOT Chips. (If you book with HOT Chips, include the amount with your HOT Chips registration fees.)

________ nights @ $40 per night; $50 double $ ______

Arrival Date Time Departure Date Time

Register by July 24, 1995, for lowest rates...